LATR: Lazy Translation Coherence

Mohan Kumar^{*}, Steffen Maass^{*}, Sanidhya Kashyap, Ján Veselý[‡], Zi Yan[‡], Taesoo Kim, Abhishek Bhattacharjee[‡], Tushar Krishna

Georgia Institute of Technology [‡]Rutgers University

* Co-First Authors

March 28, 2018



Supermicro Debuts 8-Socket Server for Intel Xeon Processors

By Sue Smith / NewsFactor Network

PUBLISHED: OCTOBER upermicro just announced the latest addition to its line of SuperServer systems, designed for data centers and © SuperServer 7089P-TR4T is an

Large NUMA machines

S

ver for Intel Xeon scalable





More sockets. More memory. More SAP HANA.

by Cori Pasinetti on July 29, 2015



SGI UV 300H 20-Socket Appliance Certified by SAP to Run SAP HANA® Under Controlled Availability Announcing the first 20-socket SAP HANA-certified in-memory server!

SGI announced today that the SGI® LVP^{III} 300H is now SAP®-certified to run the SAP HANA® platform in controlled availability at 20-sockets-delivering up to 15 terabytes (TB) of in-memory computing capacity in a single node. Asserting the value of key enhancements in support package stack: 10 (SPSII) for SAP HANA and SAP's close collaboration with system providers, SGI UV 300H delivers outstanding single-node performance and simplicity for enterprise monyto to SAP HANA to gain business breakthroughs.

Supermicro Intel Xeon Pi

By Sue Smith / NewsFactor

PUBLISHED: OCTOBER

Large NUMA machines

S

SGI UV 300H is a specialized offering in the SGI® UV^{III} server line for in-memory computing that enables enterprises to further unlock value from information in real-time, boost innovation, and lower IT costs with SAP HANA. Featuring a highly differentiated single-node advantages for businesses running SAP® Business Suite advantages for businesses running SAP® Business Suite 4 SAP HAN (SAP S/H4NA) and complex analytics at extreme scale. The single-node simplicity also helps

> high availability, and scale-up es grow with near-linear

__entiy announced SAP HANA SPS10, SGI UV 300H capitalizes on deep collaboration

Terabytes of memory



tems with very large memory capacity and



Supermicro Intel Xeon P

By Sue Smith / NewsFactor

PUBLISHED OCTOBER

Large NUMA machines

S



More sockets. More n by Cori Pasinetti on July 29, 2015 Tweet 0 f Share 0



SGI announced today that the SGI® L controlled availability at 20-sockets-d

SGI UV 300H is a specialized offering i server line for in-memory computing t enterprises to further unlock value from real-time, boost innovation, and lower HANA. Featuring a highly differentiated architecture, the system delivers signi advantages for businesses running SA 4 SAP HANA (SAP S/4HANA) and com extreme scale. The single-node simpli overhead associa

high availab es grow with Microsecond-scale I/O means tension between performance and productivity that will need new latency-mitigating ideas. including in hardware.

BY LUIZ BARROSO, MIKE MARTY, DAVID PATTERSON, AND PARTHASARATHY RANGANATHAN

Attack of SAPs close collaboration with system is simplicity for enterprises moving to \$ Microseconds

THE COMPUTER SYSTEMS WE USE today make it easy SPS10, SGI UV 300H capitalizes on de for programmers to mitigate event latencies in the

Terabytes of memory

I millisecond time scales (such as at tens or hundreds of nanoseconds and disk i/Os at a few milliseconds) but significantly

Microsecond latency

le events. This



 \Rightarrow Problem of Microsecond Latency in System Services \Rightarrow TLB Coherence is Contributor in Important Subset



- Multi-core MapReduce application
 - Prior research: 10x increase in shootdown time with increasing core counts
- Web servers (e.g., Apache)
 - Prior research and our findings: ${\approx}35\%$ of time spent in TLB shootdown
- Die-stacked Memory
 - Swapping between on-chip and off-chip memory
- Disaggregated Memory
 - Swapping between local and remote memory

- Multi-core MapReduce application
 - Prior research: 10x increase in shootdown time with increasing core counts
- Web servers (e.g., Apache)
 - Prior research and our findings: $\approx\!\!35\%$ of time spent in TLB shootdown
- Die-stacked Memory
 - Swapping between on-chip and off-chip memory
- Disaggregated Memory
 - Swapping between local and remote memory

\Rightarrow Can we mitigate this costly TLB shootdown?

TLB Shootdown Background

2 LATR: Asynchronous TLB Shootdowns

3 Evaluation



TLB Shootdown Background

2 LATR: Asynchronous TLB Shootdowns

3 Evaluation



Translation lookaside buffer: Introduction

- $\bullet\,$ Cache for virtual $\to\,$ physical mapping, per-core structures
- Accessed on every load/store
- Unlike data caches (L3, etc.), coherence managed by OS
- TLB coherence significantly impacts application performance



• Hardware-based Approaches

- Providing cache coherence to TLBs
- ISA-level instruction support (ARM)
- Microcode-based approaches

Software-based Approaches

- Current commodity OS design: Use Inter-Processor Interrupts (IPI)
- Optimization: Reduce number of shootdowns, better tracking
- Multikernel design: Use Message-Passing

• Hardware-based Approaches

Providing cache coherence to TLBs

 \Rightarrow More Hardware Complexity

Software-based Approaches

 \Rightarrow TLB shootdowns still significant

- Optimization. Neutre number of shoutdowns, better tracking
- Multikernel design: Use Message-Passing

• munmap() on core 1, application running on cores 1, 2, and 5:



Timeline:

0

• munmap() on core 1, application running on cores 1, 2, and 5:



• Context switch on core 1, local TLB shootdown:



• Notify cores 2 and 5 via IPI, application blocked on core 1:



• Execute context switch and TLB shootdown on cores 2 and 5:



• Cores 2 and 5 respond ACK via shared memory:



• Control is returned on all cores, TLB shootdown completed:



• Synchronous TLB shootdown is expensive:

• Up to $6\,\mu s$ delay with two sockets

• Processing IPIs is expensive:

- Interrupt handler on remote core
- Long wait time on initiating core

• IPI send-and-wait delay:

• Unicast delivery of the IPIs (one at a time)

• Cost of a simple memory unmap operation (munmap()):

- 1 page on 16 cores with 2 sockets: **up to 8** μ **s**
- $\bullet~\approx 70\%$ from TLB shootdown alone

• More expensive with more sockets:



• Cost of a simple memory unmap operation (munmap()):

- 1 page on 16 cores with 2 sockets: **up to 8** μ **s**
- $\bullet~\approx 70\%$ from TLB shootdown alone

• More expensive with more sockets:



• Cost of a simple memory unmap operation (munmap()):

- 1 page on 16 cores with 2 sockets: **up to 8** μ **s**
- $\approx 70\%$ from TLB shootdown alone

• More expensive with more sockets:



1 TLB Shootdown Background

2 LATR: Asynchronous TLB Shootdowns

3 Evaluation

4 Conclusion

• LATR: Lazy Translation Coherence

• Perform asynchronous TLB shootdown

- Remove remote shootdown from the critical path
- Take advantage of change in ABI without affecting applications' correctness

• Use shared memory instead of IPI

• Eliminate send-and-wait delay of IPIs

• Scope:

- free operations (in this talk)
- *migration* operations (see our paper)

• LATR: Lazy Translation Coherence

• Perform asynchronous TLB shootdown

- Remove remote shootdown from the critical path
- Take advantage of change in ABI without affecting applications' correctness

• Use shared memory instead of IPI

• Eliminate send-and-wait delay of IPIs

Scope:

- free operations (in this talk)
- migration operations (see our paper)

 \Rightarrow But: How to perform asynchronous shootdown?

- Store virtual addresses to be flushed
- Remote cores shootdown local TLB during
 - OS context switch
 - OS scheduler tick (upper bound: 1ms in Linux)



• munmap() initiated on core 1:

Application									
App ₁	App ₂	Idle	Idle	App ₅	Idle	Idle	Idle		
os	OS	•••		OS					
Operating System									



• munmap() initiated on core 1:



• Set up LATR state (for cores 2 and 5), local shootdown:



• Return control on core 1. Time taken: $2.3 \,\mu$ s, 70% reduction:



Timeline:

Mohan Kumar

• Scheduler tick on core 2, local shootdown, reset state:



• Scheduler tick on core 5, local shootdown, reset state:



• Shootdown complete, LATR entry can be reused:



- Same physical memory or virtual memory is reused
 - Leads to memory corruption
- $\bullet \Rightarrow \mathsf{Avoid \ same \ physical/virtual \ page \ reuse}$
 - $\bullet~$ Upper bound for TLB shootdown with ${\rm LATR}$ is 1ms
 - OS physical/virtual memory reclamation delayed by two scheduler ticks (2ms)
 - Memory overhead is bounded by 21 MB

- Memory accesses before LATR shootdown:
 - Consequence of incorrect application: Use After Free
 - Before LATR shootdown, access (reads and writes) allowed
 - Exists in the current OS implementation
 - $\bullet~\mbox{After Latr}$ shootdown, access results in segmentation fault

- ABI change for *free* operations
- Support for operations limited to few, frequently used operations:

Classification	Operations	Lazy operation possible
Free	<pre>munmap(): unmap address range madvise(): free memory range</pre>	\checkmark
Migration	AutoNUMA page migration (⇒ See paper) Page swap: swap page to disk	\checkmark
Permission	<pre>mprotect(): change page permission</pre>	-
Ownership	CoW: Copy on Write	-
Remap	mremap(): change physical address	-

1 TLB Shootdown Background

2 LATR: Asynchronous TLB Shootdowns



4 Conclusion

- $\bullet~{\rm LATR}$ prototype developed for Linux 4.10
- Evaluation questions
 - What are LATR's benefits with microbenchmarks?
 - What are LATR's benefits with real-world applications exhibiting many TLB shootdowns?
 - What is the cost for LATR?

Microbenchmark on eight sockets

• Linux and LATR calling munmap() with one page on 120 cores:



 \Rightarrow Up to 66.7% reduction for munmap()

Serving files with Apache

 \bullet Linux, ABIS [ATC17], and ${\rm LATR}$ on 2 sockets:



 \Rightarrow Up to 59.9% more $\frac{requests}{second}$ than Linux, 37.9% higher than ABIS.

Cost of LATR

- Memory overhead is bounded by 21 MB
- Performance overheads for applications with few TLB shootdowns:



Mohan Kumar

Further applications of LATR in:

- Disaggregated data centers
- Heterogeneous memory
- Applicability to PCID/ASID-based approaches
- Impact on new features such as KPTI, ...?

- The synchronous TLB shootdown is expensive
- We propose a software-based **asynchronous** shootdown mechanism
- \bullet Significant improvement in application performance with ${\rm LATR}$
 - 70% reduction for munmap(), for 16-core and 120-core machines
 - $\bullet\,$ Improves Apache's throughput by $60\%\,$
- Asynchronous mechanism applicable to other services:
 - AutoNUMA (see our paper)

- The synchronous TLB shootdown is expensive
- We propose a software-based **asynchronous** shootdown mechanism
- \bullet Significant improvement in application performance with ${\rm LATR}$
 - 70% reduction for munmap(), for 16-core and 120-core machines
 - Improves Apache's throughput by 60%
- Asynchronous mechanism applicable to other services:
 - AutoNUMA (see our paper)

Thanks!